The issue encountered during testing after programming the R-tile PCIe DMA Design Example on the Agi

I followed the instructions in section 3.5 of the Multi Channel DMA Intel® FPGA IP for PCI Express* Design Example User Guide for configuration, but encountered issues during testing. Below are the c...