The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?

Question

Hi, does anyone know what's going on with this configuration interface and how to fix it?I am using Quartus Prime 25.1 Std and the 10M02SCM153C8G chip, and I'm trying to use the ALTPLL IP core.&nbsp;

fvm · Answer

Hi Martin,known bug, see ALT PLL GUI MESSDED UP ON INVOCATION | Altera Community - 337656Need to install a Patch for 25.1 Std.Regards Frank

Forum Discussion

The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?

1 Reply

Recent Discussions

How to Simulate the ADC IP from MAX 10

The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?

SDM & Configuration Interface

I want to understand the practical difference between Best Speed and Smallest Area in FPGA .

Stratix III FPGA Development Kit