simple verilog to vhdl translation question

hello,

in a verilog module i found a declaration, that is,

output reg ack;

in vhdl translation, i can simply write :

signal ack;

am i right??