Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Shared Bus Memory Interface with Cyclone 3

Hi,

I need to interface SRAM and Flash memory with cyclone 3 fpga.In that i am planning to use shared address bus and data bus for SRAM and FLASH Memory to commmunicate with fpga. Is it Possible? IF it possible what are all the things i have to taken care.;)Thanks in advance.;)

6 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    With SOPC builder you can use a tristate bridge, that is designed to connect the FPGA to one or several devices sharing an address and data bus.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    If show , can i use same pin number for connecting sram and flash memory to cyclone 3 fpga in my schematics? In that case ,is it necessary for any terminting resistance or some other protection circuit to use?

    Thanx for your quick response.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    No need for any protection, just connect both components to the same bus.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi Daixiwen,

    How about their control signal .All those signal should be seperate or can we mux few signals?

    could you please suggest me any document regarding this?

    Regards,

    Shahul
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi Shahul,

    SRAM and flash can share the same pins for data, address, rd and wr.

    The sopc tristate bridge will generate separate chip select control signals for the two devices.

    Cris