Forum Discussion

risic2024's avatar
risic2024
Icon for New Contributor rankNew Contributor
1 year ago

program successfully but output always high

hi, I am confused by EPM240T100C5,have tried many ways, but still failed, please give me some advices, thanks.

It indicated the programming is successful, but output always stay high. even only assign below used, the output of bits are still at 3.3V.(actually all the inputs are also tested at 3.3v)
output [2:0] bits;
assign bits = 3'b000;

it can be confirmed:
no shorted-circuit between VCC and GND
the VCCIO/VCCINT is at 3.3V

in addition, assign test should easily walk around any ocsilator and reset issue. actually different oscilators, 1M or 48M, is used, but get the same result.


I am confused whether the chip is destroyed or the setting in quartus is incorrect.
from chip side, I tried 4 chips bought from two shops, 3 PCBs used to test,and programing is successful
from quartus side, I shared the same setting with EPM1270T144C5,they both belong to MAXII, from other project, it works there.

Programmable Logic Device

13 Replies

    • risic2024's avatar
      risic2024
      Icon for New Contributor rankNew Contributor
      1 year ago

      hi，glad to get response from you, thanks.
      surely, SDC file is applied correctly. It seems that EPM240 can't enter user mode.please find the attached log for details.

      • anonimcs's avatar
        anonimcs
        Icon for Contributor rankContributor
        1 year ago

        Did you also test with the other board (EPM1270T144C5) and see that the output pins become 0V ? If that's the case, then I'm not sure what else the issue might be..

    • risic2024's avatar
      risic2024
      Icon for New Contributor rankNew Contributor
      1 year ago

      hi, FvM,

      I manually create a BSDL file for EPM240T100C5("Device family does not support board-level Boundary-Scan Description Language file generation" for MAX II in quartus. and BSDL is not found in Altera web. )

      Following your suggestion, I download TopJTAG. with EXTEST instruction, I can force pin into 0 by “set to 0”. Please find the attached for the TopJtag testing result. The output of bit[2:0] are really set to be low level from PCB side(bit[2],bit[1],bit[0] corresponds to pin84,pin88 and pin90 respectively)
      Hopefully, it will help narrow down the cause why it can’t enter user mode. Any log or testing necessary, please let me know, thanks.

  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    1 year ago

    We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum cases, along with others, did not get through as intended. As a result, we have a backlog of cases that we are currently working through one by one.

    Please be assured that we are doing everything we can to resolve this issue as quickly as possible. However, this process will take some time, and we kindly ask for your patience and understanding during this period. The cases will be attended by AE shortly.

    We appreciate your patience and understanding, and we are committed to providing you with the best support possible.


    Thank you for your understanding.


    • risic2024's avatar
      risic2024
      Icon for New Contributor rankNew Contributor
      1 year ago

      hi, glad to get your feedback. per FvM, I update a testing result with TopJTAG, hopefully it will help locate the cause.

      It blocks me almost one month, I tried many many ways, even decrese the soldering tempreture. please help push. any clue or suggestion is welcome. thanks !

  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    1 year ago

    Hi,


    • Do you have another FPGA to try with the same board? Does it give the same output?
    • Can you provide the configuration scopeshot?


    Regards,

    Aiman


    • risic2024's avatar
      risic2024
      Icon for New Contributor rankNew Contributor
      1 year ago

      hi，Aiman，

      Surely，Actually I tried three chips from differrent shops with the same board. but get the same result.

      (the same simple RTL test can work with EPM3032ATC44. unfortunately, its LEs are not enough.)

      please find attched for QSF and whole output_files directory, it should include all logs and settings.

      thanks!

  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    1 year ago

    Hi,


    Surely，Actually I tried three chips from differrent shops with the same board. but get the same result.


    By from different shops, may I know from where did you purchase the FPGAs?


    Regards,

    Aiman


  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    1 year ago

    We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you