New ContributorI am looking for the package pin delay data on the 1SX280LN2F43I2LG Stratix 10 FPGA for the High Speed I/O. I need that data to complete proper trace routing on the PWB. I also require any and all hardware design guidelines for the 1SX280LN2F43I2LG
Regular ContributorHello,
Please refer to these following links:
1. Stratix 10 Device Datasheet: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/s10_datasheet.pdf
2. Stratix 10 GPIO User Guide: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-gpio.pdf
3. Stratix 10 Device Family Pin Connection Guidelines: https://www.intel.com/content/www/us/en/programmable/documentation/lod1484643014646.html#mgd1484643128654
Thank you.
New ContributorI review went to the links that were listed in the response. I reviewed the data sheet, gpio guidlines, and pin connections guidelines and found no documentation on the high speed I/O package delay / p-n skew information. I also have been in contact with te FPGA devlopment team at Nokia and asked them to provide "Report Datasheet" option in TimingQuest Analyzer. In reviewing that report there was no mention of P-N skew on the high speead interfaces (10G and 25G lanes) Please provide some documentation on the p-n skew for each high speed lane.
Thank you
Dave Logan
Regular ContributorHello Logan,
Do you mean you are looking for IO Timing or IOE delay? You can refer to page 112 to generate IO Timing: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/s10_datasheet.pdf
Thanks
Regular ContributorWe do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
