PDN Tool - What is core clock frequency

Question

I am using Stratix 10 device and wanted to know what exactly  the "Core Clock Frequncy" refers to in the PDN 2.0.?
Is it the Core power supply regulator switching frequency or the FPGA Core reference frequency or something else?
PDN guide shows what to select (like low, medium, high, custom) but doesn't explain what it is. I have not been able to find any document in the website related to this topic.
Please let me know what it is or point to the document where it is explained.

ash_r_intel · Answer

Hi,Core Clock Frequency refers to an average frequency on which your FPGA logic will work. This is the part of design other than blocks like transceivers, hard memory blocks, HPS, etc..Regards

anuragsh · Answer

Thank you,

One additional question related to PDN:
In PDN the "Current Ramp Up Period" is mention interms of cycles, what does each cycle represent?

ash_r_intel · Answer

Hi,The Current Ramp Up Period parameter allows you to specify the number of clockcycles consumed by the pipeline. You can select a Long, Medium, Short, or Customsetting.The pipeline registers in the design impact the power drawn. Refer section 1.2.2.1.6 of the user guide for its description: https://www.intel.com/content/www/us/en/docs/programmable/683293/current/rail-group-summary-section.htmlRegards

Forum Discussion

PDN Tool - What is core clock frequency

3 Replies

Recent Discussions

[USB-Blaster] Detected as "USB-Blaster Variant" on SLES12 – Causing Detection Issues

Max10 Security Bit

Looking for a MSI Design Example

Is MT25QL256ABA8E12-1SIT TR Compatible with a Cyclone V SE FPGA/SoC?

MegaWizard Plug-In Manager : ALTPLL [Corrupted in Quartus Prime Lite 25.1]