LRDIMM DDR4 Failure to write was encountered on Arria10 FPGA. Please share your ideas.

Question

Hi,I work as a hardware designer. In my design, I used an Arria10 FPGA and an LRDIMM DDR4 module. I connected an FPGA to a processor using PCIe x8.The procedure is as follows: the FPGA receives certain Display port data from various devices, and the FPGA must write to the DDR4 LRDIMM Module (256Gb). This Processor will read the signal through PCIe x8 after the write. The processor will then write data to DDR4 through DMA in the FPGA.The problem is that the processor can read DDR4 data from the FPGA but not write it. Is there anything I need to change in the Quartus prime tool? What all settings must be checked.I have several boards, and only one of them is operational. The second is that it works sometimes and does not function other times. The remaining sets are completely ruined. From the hardware perspective there are no problems in the power or any issue.Pl suggest.DDR4 IBIS Models Arria10 DDR4 About Arria10 configuration Arria 10 DDR4 issues

adzimzm_altera · Answer

Hi!I'm Adzim from Intel Support will assist you in EMIF area.First of all, please check the memory module and device are working properly.You can generate an EMIF Example Design to test the memory device.Please take a look at the timing report after the design is compiled. If there are some timing violations occurred, then the design need verify for fixing the timing issue first.There is an PCIE example design for Arria 10 device that I think you can use for debugging purpose.So you can check if the write and read can be performed through the DMA.You may visit Intel FPGA Design Store to get the Design Example.Intel FPGA Design Store: https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/design-store.html?q=pcie&amp;s=Relevancy&amp;f:guidetm83741EA404664A899395C861EDA3D38B=%5BIntel%C2%AE%20Arria%C2%AE%3BIntel%C2%AE%20Arria%C2%AE%2010%20FPGAs%20and%20SoC%20FPGAs%5DRegards,Adzim

malayali · Answer

Hi !Actually, we have done DDR4 calibration on every board and that is working perfectly but with all the functionality integrated JIC has the issue,We are able to read the data from DDR4 through PCIe and we compared the same from the FPGA and Jetson DVK. Its matching, So read activity is performing but the write has the issue.

adzimzm_altera · Answer

Hi!Thank you for your update.Can you share some snapshots of the failing issue?Are you performing write DMA manually or automatically?Are you able to verify that the data is ready when performing write?Regards,Adzim

malayali · Answer

Hi,

Our FPGA team did an exercise, Reading and writing to DDR4 from FPGA for 8GB without DMA access, this part is working. So I suggested doing 64GB and 128GB data read and write. The 64GB and 128GB is read and write is working as expected.

Could you pl let me know what all screen shot required?

adzimzm_altera · Answer

Hi,Thanks for the update.Just want to clarify here, the current issue that you're facing is the write DMA is not performing well?Can get any snapshot or error log that you get when performing the write DMA?Thank you.

Forum Discussion

LRDIMM DDR4 Failure to write was encountered on Arria10 FPGA. Please share your ideas.

10 Replies

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts