Intel Cyclone 10 GX w. DDR3 Memory using PLL as Clock

Question

Hi,can i use the internal PLL of Cyclone 10 GX instead of using dedicated Clock input for DDR3 memory Clock?All Development boards are using a dedicated clock, so is this mandatory?Thanks!

rahul_s_intel1 · Answer

Hi ,

Kidnly follow the recommendation from the ug to connect to the clock to the emif Ip,

The PLL reference clock pin may be placed in the address and command I/O bank or in a data I/O bank, there is no implication on timing.

Reference page no: 20

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20116.pdf

rahul_s_intel1 · Answer

Hi , Kindly let me know if you need further assistance

rbibe · Answer

Dear Mr. Rahul,thank you very much for your answer. Now its clear for me.BR!

Forum Discussion

Intel Cyclone 10 GX w. DDR3 Memory using PLL as Clock

3 Replies

Recent Discussions

Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz

Is VCCPD = 3.3V and VCCIO = 2.5V allowed on an Arria V?

Agilex5 NSATUS signal behavior at power up.

TSE MAC+PCS (SGMII, Cyclone 10 GX): mdio_out/mdio_oen never toggle, no matter what I write

Cyclon 5 tampering protection bit