Forum Discussion

BKB's avatar
BKB
Icon for Occasional Contributor rankOccasional Contributor
10 months ago

Input signal from other board measures an extra cycle wider on signaltap on Stratix 10 vs Cyclone 5

Hi, I am trying to interface the FTDI601 USB Bridge (https://ftdichip.com/products/ft601q-b/) to the Stratix 10 1SG10MHN3F74C2LG_U1/U2 FPGA on our design board. The reference clock for the interface...
Board Debug
Generic Io
AqidAyman_Altera's avatar
AqidAyman_Altera
Icon for Regular Contributor rankRegular Contributor
9 months ago

Hello,


May I know if you have any updates on clarification needed?


BKB's avatar
BKB
Icon for Occasional Contributor rankOccasional Contributor
9 months ago

Hi,

The issue still persists. There is no failure symptom or mechanism other than RXF_n signal from FTDI chip through the board is widened by a cycle.

Best,

Bharat