Forum Discussion
RichardT_altera
Super Contributor
1 year agoHave you run the functional simulation and checked whether the design functions correctly?
Do you see any Unconstrained Path in the Timing Analyzer? Or any report highlighted in red in the compilation stages?
You can refer to "AN 433: Constraining and Analyzing Source-Synchronous Interfaces" to learn more about set_input_delay and set_output_delay.
Regards,
Richard Tan