Forum Discussion
Theja
New Contributor
2 years agoInfo (332102): Design is not fully constrained for setup requirements in max10 devices
Hi , I am using max10 device with espi slave ip in my project. My resource utilization is 98% and 97% sometimes .I am using pll of clock 100MHz using for espi controller logic in the design. I have ...
RichardT_altera
Super Contributor
2 years agoHave you run the functional simulation and checked whether the design functions correctly?
Do you see any Unconstrained Path in the Timing Analyzer? Or any report highlighted in red in the compilation stages?
You can refer to "AN 433: Constraining and Analyzing Source-Synchronous Interfaces" to learn more about set_input_delay and set_output_delay.
Regards,
Richard Tan