Forum Discussion

jaykrishna1's avatar
jaykrishna1
Icon for New Contributor rankNew Contributor
22 hours ago

HSIO Differential Clock Output VOD and VOCM

Dear Intel Support Team,

We are using the Agilex 5 FPGA A5ED065BB32AI4S in our design.

We plan to use an HSIO differential clock output from the FPGA and connect this output to the differential clock input of an external PLL/clock device.

The FPGA HSIO supply for this interface is currently 1.2 V.

While reviewing the Agilex 5 True Differential Signaling documentation and differential I/O design guidelines, we could not find the complete electrical specifications for the HSIO differential clock output, particularly the following parameters:

  1. Differential output voltage (VOD) – minimum, typical, and maximum values.
  2. Output common-mode voltage (VOCM) – minimum, typical, and maximum values.
  3. Whether these VOD and VOCM values are dependent on the VCCIO/HSIO supply voltage of 1.2 V.
  4. Whether the specified VOD/VOCM values are applicable when the HSIO output is configured specifically as a clock output for feeding an external PLL/clock input.
  5. Any recommended termination, AC-coupling, or DC-coupling configuration for this application.
  6. Please confirm whether there are any restrictions on using the HSIO clock output to directly drive an external differential PLL reference-clock input.

Could you please provide the applicable DC and AC electrical specifications or the relevant datasheet/table for the HSIO differential clock output of the A5ED065BB32AI4S?

We specifically need the VOD and VOCM values to verify electrical compatibility with the external PLL input.

Regards,
Jay Krishna

Configuration

1 Reply

  • Ash_R_Altera's avatar
    Ash_R_Altera
    Icon for Regular Contributor rankRegular Contributor
    1 hour ago

    Hi Jay Krishna,

     

    Thank you for the detailed query. Please refer to Table 42 – HSIO Differential I/O Standards Specifications in the Agilex 5 FPGAs and SoCs Device Data Sheet (Doc ID: 813918) for the complete electrical specifications.

    Addressing your questions directly:

    1. VOD and VOCM values — These are tabulated under the True Differential Signaling row in Table 42. The nominal VCCIO_PIO for this standard on Agilex 5 HSIO is 1.3 V, not 1.2 V. Please verify your HSIO supply rail — operating at 1.2 V may place you outside the characterized range.
    2. Supply dependency — Yes, VOD and VOCM are dependent on VCCIO_PIO. Use the 1.3 V row in Table 42 for correct min/typ/max values.
    3. Clock output to external PLL — The True Differential Signaling transmitter output on HSIO is suitable for driving an external differential PLL reference input, provided the external PLL's VID input range is compatible with the FPGA's VOD specification from Table 42.
    4. Termination recommendation — For clock signals driving an external PLL:
    • Use AC coupling with 100 nF capacitors on each differential leg if the external device has its own internal common-mode biasing.
    • Use DC coupling with a 100 Ω differential termination resistor at the receiver if common-mode levels are matched.
    • Avoid DC-coupling without confirming VOCM compatibility between the FPGA output and the PLL input.

     

           5. No restrictions apply to using HSIO as a differential clock output for an external PLL, as long as VCCIO_PIO = 1.3 V and the load termination is correct.

     

    Please confirm your HSIO supply voltage and share the external PLL's differential input specifications so we can verify full electrical compatibility.

     

    Regards,
    Altera Tech Support