Error(18210): LogicLock region assignments cannot be used in Quartus Prime Pro Edition. Remove these
Dear,
I am currently building an FPGA design in Quartus Pro II ver. 16.0.0, because initial design and its IP cores were created in mentioned version. When we run "FITTER" function of the compilation I get following error.
Error(18210): LogicLock region assignments cannot be used in Quartus Prime Pro Edition. Remove these assignments, or modify them to use LogicLock Plus region assignments.
Based on the web (https://community.intel.com/t5/Intel-Quartus-Prime-Software/LogicLock-Arria10-issues-with-Platform-Designer-projects/m-p/1352489) I assume that I have an issue in the syntax of constrained files. The open ticket mentions that problem is in a wild card "*". I have tried to use proposed solution but it didn't help (exp. set_false_path -from [get_registers {*|*sd2~cs_css/dclk_bump.reg}] -to [get_ports NCSO*])
Is there another way to solve the problem which I have?
Thank you very much for your help
Best,
Kleaviat