Forum Discussion
kleaviat
New Contributor
2 years agoError(18210): LogicLock region assignments cannot be used in Quartus Prime Pro Edition. Remove these
Dear, I am currently building an FPGA design in Quartus Pro II ver. 16.0.0, because initial design and its IP cores were created in mentioned version. When we run "FITTER" function of the compilatio...
RichardT_altera
Super Contributor
2 years agoWe noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support. We apologize for any inconvenience this may cause and we appreciate your understanding.
If you have any further questions or concerns, please don't hesitate to let us know.
Thank you for reaching out to us!
Best Regards,
Richard Tan