EP4CE30F23C8 DDR2 layout

Question

What are reasonable constrains for DDR2 layout - trace matching

Data group i did with 15ps +-50mil to DQS

ADDR/CTRL group within +-100mil to CLK_P/N

What is relationships between DQS and CLK?

What is acceptable skew between DDR_CLK_P and _N

memories are 0.8" apart from fpga.

DDR2 speed - 533

altera_forum · Answer

What anybody isn't lay-out boards here?

Forum Discussion