Altera_Forum
Honored Contributor
Honored ContributorEP4CE30F23C8 DDR2 layout
What are reasonable constrains for DDR2 layout - trace matching Data group i did with 15ps +-50mil to DQS ADDR/CTRL group within +-100mil to CLK_P/N What is relationships between DQS and...
