"end of initialization" reset

Hi everybody, Are there internal power-up reset or "end of initialization" reset signals that can be read to check for start-up reset condition in cyclone FPGA's? Whitebird