Efficient 16-bit std_logic_vector comparator in VHDL

I'm working on a VHDL project where I need to implement a comparator between two 16-bit std_logic_vector signals, a and b. The goal is to check if a is greater than, less than, or equal to b. Th...