Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Downloading ELF Process failed!

under the nios ii eds command shell:

# #############################

nios2-download test.elf

Using cable "USB_Blaster [USB-0]",device 1,instance 0x00

Processor is already paused

Initializing CPU cache <if present>

OK

Downloaded 327KB in 5.6s <58.3KB/s>

Verifying 05100000(0%)

Verify failed between address 0x5100000 and 0x510FFFF

Leaving target processor paused.

# ############################

in the qsys builder,0x5100000~0x51FFFFF is onchip memory.

why Verify failed?

help! thanks!

5 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    Is it a custom hardware configuration? Is it properly constrained and does it meet timing requirements?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    Guys, I have this problem:

    Using cable "USB-Blaster [USB-0]", device 1, instance 0x00

    Pausing target processor: OK

    Reading System ID at address 0x00011020: verified

    Initializing CPU cache (if present)

    OK

    Downloading 00008000 ( 0%)

    Downloaded 8KB in 0.1s

    Verifying 00008000 ( 0%)

    Verified OK

    Leaving target processor paused

    I have a DE2 and I'm tryng to use de DM9000A Ethernet controller (using a custom component in SoPC), with Quartus and NIOS 7.2 version. I'm using an on-chip mem and not a flash. There is not error about pins. This address 00008000 is the first of mem on-chip.

    Do you have suggestions?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    @Romerson : No problem, your processor is only "paused". You have to init/reset your board

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    I still did not solve the problem.

    I checked the pins, clock and reset_n, both is correct. The reset is conected to the KEY_0 (normally high) or I can direct to a signal with '1' level signal

    My system has: cpu, onchip-mem, sysid, jtag, dm9000a.

    Both resect and exception vectors are setting to on-chip mem (20 KB).
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    do you have a jtag uart in your project and is the IDE opening a terminal to it?