Dany2New Contributor1 year agodifferential clock input for EMIF agilex 5 Hi I'm working on the board of the agilex 5 with lpddr4. I want to input a clock from the external clock generator to the HSIO bank which is connected to the memory chip. The problem is that I do...Show More
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 7 Decoupling capacitor scaling factorLLM Implementation on Agilex 5 E-Series 065B Modular Dev KitAgilex 5 configuration via Avalon-ST x8 issuesBGA TDN-741-954-61 (MPN# 5SGXMABK3H40C2LG ) short bridging issue for BGA