Design migration question, Cyclone to Max10, gpio lite related

Question

I am converting a Verilog design from Cyclone IV to Max10.  
I noticed that the original Cyclone IV Quartus gpio lite Verilog code for a bidir includes text about the intended chip being a Cyclone IV.   When I changed the chip assignment in Quartus to a Max10,  there don't seem to be any issues (errors or warnings) about the bidir modules not originally being created for Max 10.  Recompilation does not change them.
Do intel gpiolite functions like bidir need to be regenerated when changing from Cyclone to Max10?
Thanks

amint_intel · Answer

Hello, 
The function does not need to be regenerated from Cyclone device to Max 10. I would advise you to double-check on bidir transition, and always verify the pin migration compatibility through Pin Migration View check Migration Capability on your Intel FPGA device like in page 5 from this link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/mv51003.pdf 
There is detailed information about Verifying Pin Migration Compatibility on  page 44
There is more information about GPIO Lite of Max 10 in page 41 of the same document. 
I hope this answer helps.

fbels · Answer

The document link you provided is for Max V, not Max 10, and furthermore ends at page 39.

amint_intel · Answer

Hello,

Thank you for pointing that out! The correct link is https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_gpio.pdf

The rest of the page reference is the same as my previous post.

Forum Discussion

Design migration question, Cyclone to Max10, gpio lite related

3 Replies

Recent Discussions

Arria 10 GX RX max intra-differential pair skew

Cyclone 10 GX development board collaterals

Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?

AGRW027R28A2I2V Thermal Model

Why does PTA show zero W for F-tiles in Hierarchical Design Editor