Forum Discussion

PascalPolygon's avatar
PascalPolygon
Icon for New Contributor rankNew Contributor
5 years ago
Solved

Cyclone V GX: PLL on LVDS banks & fPLL

Hello guys, I am looking to implement DP to MIPI DSI using the Cyclone V GX. I will need to synthesize the MIPI pixel clock from the DP stream using the fPLL. As I have 2 DSI channels I will aslo ...
  • EngWei_O_Intel's avatar
    EngWei_O_Intel
    5 years ago

    Hi Pascal

    Yes you can.

    Thanks.

    Eng Wei