Cyclone 10 LP configuration/JTAG pin VCCIO

Hi, I am designing a PCB that uses a Cyclone 10 LP. Due to PCB space constraints, I was planning on leaving 2 IO banks on the FPGA unconnected to VCCIO (or at least without any decoupling capacitors)...