Forum Discussion

epissadakis's avatar
epissadakis
Icon for New Contributor rankNew Contributor
8 months ago

Cyclone 10 GX continiously increasing power consumption

Hello,

We developed two custom evaluation boards (different layouts) using the Cyclone 10CX150YU484E5G FPGA .

Our problem is that we face the same increasing power consumption issue in both development boards.

Before and after the FPGA placement we measured all the point of loads on the PCB and there was no short circuit. The FPGA is biased correctly in every pin. We also followed the guidelines for the power-up sequence.

After placing the FPGA we stated the following issues:

1.The un-programmed FPGA increased gradually the current consumption of the boards and it was also heated a lot.

2. Before the FPGA programming the GPIOs of all the banks outcome "high" values.

3.After the successful FPGA programming through JTAG and AS the rate of the current consumption dramatically increased.

Do you have any ideas regarding the cause of this behavioral in any of the above mentioned issues ?

Regards,

Board Debug
Configuration
Power

5 Replies

  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    6 months ago
    • As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘ https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



  • FvM's avatar
    FvM
    Icon for Super Contributor rankSuper Contributor
    7 months ago

    Hi,
    - having GPIO pulled high (by weak pull-up resistor in 10k range) in unconfigured state is regular behaviour, just read the manual. Also unused pins are equipped with weak pull-up by default, different behaviour can be however assigned in device and pin options.

    - FPGA current consumption is mainly caused by dynamic losses. Respectively it depends on clock frequency and amount of switching registers, in other words - on your design. It's usually higher in configured state.

    There are nevertheless many ways to achieve excessive current consumption by hardware design faults, particularly for a FPGA like Cyclone 10 GX that has power sequencing requirements.

    we don't yet know what is "dramatical increase" for you, e.g. what's the FPGA package temperature rise?

    Regards
    Frank

  • NurAiman_M_Intel's avatar
    NurAiman_M_Intel
    Icon for Super Contributor rankSuper Contributor
    7 months ago

    Hi,


    Can you test by using power analyzer tool to see which part show high power consumption?


    Regards,

    Aiman


  • Farabi's avatar
    Farabi
    Icon for Regular Contributor rankRegular Contributor
    8 months ago

    Hello,


    Are you able to check if there is connection leakage(shorted) between VCC and GND somewhere on the PCB?


    regards,

    Farabi


    • epissadakis's avatar
      epissadakis
      Icon for New Contributor rankNew Contributor
      8 months ago

      Hello,

      We checked it and seems that there is no connection leakage between VCC and GND.

      We cannot understand why in an un-programmed FPGA all the pins are in logic "high" .

      Could this cause the increasing power consumption ?

      Regards

      Manolis