Agilex 9 Port Synchonization within A Tile

Question

I am currently using Agilex 9 Evaluation Board AGRW014. I am trying to perform synchronization across 4 ports. I connected the sysref request from DRF IP to the respective pin connected to sync of LMK. Once powered ON, i issued the Start Latency Alignment command by writing the basic mode register 0x0400 bit[0] as 0x1. But i am facing the issue of SYSREF Response Error. Please share the proper sequence to be performed to achieve the Synchronization across port. As well as please provide the method or sequence of register writes to achieve proper phase synchronization (DDC NCO sync) over the bandwidth. Please list the things to be taken care while performing synchronization

johnt_altera · Answer

Hi,
&nbsp;
We will have SME look into this.

ajithb · Answer

Thank you. Please provide me the process to achieve good phase matching results across ports since only 1 A Tile is involved so. Please help me in getting the best phase matching results out over the band of 20 GHz. We don't have enough data related to phase matched results of this board over the band.&nbsp;&nbsp;

johnt_altera · Answer

Hi,&nbsp;
&nbsp;
After further checking, please contact your local FAE on further support.

Forum Discussion

Agilex 9 Port Synchonization within A Tile

3 Replies

Recent Discussions

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Bidirectional differential port on MAX10

Quartus Pro invalid command name "End-trace"

GTS Transceiver Compatibility

Backplane Ethernet 10GBASE-KR PHY FPGA IP