ajithbNew Contributor2 days agoAgilex 9 Port Synchonization within A Tile I am currently using Agilex 9 Evaluation Board AGRW014. I am trying to perform synchronization across 4 ports. I connected the sysref request from DRF IP to the respective pin connected to sync of LM...Show More
Recent DiscussionsALTPLL Megawizard keeps crashesAgilex 5 BSDL FilesSolvedAgilex 3 ESD ProtectionMAX10 nCONFIG pin slew rate requirementSolvedAgilex 7 R-Tile RBES FPGA – CXL Device Enumeration Failure with CXL IP Design Example