slehNew Member1 day agoAvalon-ST configuration with Agilex 3 fails Hi, I have implemented a kind of passive serial programming from a CPU using SPI and a shift register. The signals nSTATUS, nCONFIG, CONF_DONE, READY, and VALID are directly controlled by GPIOs. Thi...Show More
slehNew Member to sstrell19 hours agoLet's hope it works this time.2_3_restart.png58 KBfull_timing.png51 KB4_start.png63 KBfull_timing_orig.png59 KB2_start.png64 KB
slehNew Member to sstrell19 hours agoLet's hope it works this time.2_3_restart.png58 KBfull_timing.png51 KB4_start.png63 KBfull_timing_orig.png59 KB2_start.png64 KB
Recent DiscussionsBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IPMAX10 DDR3 Timing