slehNew Contributor1 month agoAvalon-ST configuration with Agilex 3 fails Hi, I have implemented a kind of passive serial programming from a CPU using SPI and a shift register. The signals nSTATUS, nCONFIG, CONF_DONE, READY, and VALID are directly controlled by GPIOs. Thi...Show More
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Agilex5 - Timings configuration10M04SCU169I7G issue.HDMI example design errors with Agilex 7Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy