Altera_Forum
Honored Contributor
13 years agoALT_INBUF_DIFF and Pin Planner
I'm new to the Quatus Env and hitting a snag when implementing the ALT_INBUF_DIFF.
Top-level I have a LVDS sync_pulse_p and a sync_pulse_n going to the ALT_INBUF_DIFF primitive. sync_buffer : alt_inbuf_diffgeneric map
(
io_standard => "lvds",
enable_bus_hold => "off",
weak_pull_up_resistor => "off"
)
port map
(
i => sync_pulse_p,
ibar => sync_pulse_n,
o => sync_pulse
); My issues is associated with the Pin Planner. When I set the sync_pulse_p to LVDS in the I/O Standard, it creates a sync_pulse_p(n) signal. If I remove the sync_pulse_n and add sync_pulse_p(n) to the top-level vhdl, I get an error during complilation. What am I missing?