Altera_ForumHonored Contributor14 years agoALT_INBUF_DIFF and Pin Planner I'm new to the Quatus Env and hitting a snag when implementing the ALT_INBUF_DIFF. Top-level I have a LVDS sync_pulse_p and a sync_pulse_n going to the ALT_INBUF_DIFF primitive. sync_...Show More
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10