Forum Discussion
Altera_Forum
Honored Contributor
14 years agoOkay, but could you explain how to implement this?
For example: top.vhdl will have th signal: sync_pulse Pin Planner will have I/O Standard LVDS for the sync_pulse & sync_pulse(n). What will the final sync_pulse signal be called in the top vhdl file? sync_pulse??