128GB DRAM configuration problem with CXL IP

We are running into an issue when trying to upgrade the DRAM capacity of the Agilex 7 CXL-enabled FPGA. We are following the guide called "Agilex™ 7 R-Tile Compute Express Link* (CXL*) 1.1/2.0 FPGA I...