Yocto build with time limited IP core in sof file

Question

Hello,
We bought a Stratix-10 Development kit - DKSOC1ssxLD with Part no. 1SX280LU2F50E1VG , L-tile. While doing a yocto build of a vendor supplied design , I am getting the following error:
Error (210039): File fpga_hps_auto.sof contains one or more time-limited IPs that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details.
In the synthesis messages, I see the following:Warning(18392): "SerialLite III Streaming" will use the Intel FPGA IP Evaluation Mode feature
The design in question uses Stratix-10 part number : 1SX280HN2F43I2LG , H-tile
Is there an extra charge to use "SerialLite III Streaming" IP core? Or is this arising from the fact the license we got from the purchase of dev kit that has L-tile part? If so, can we get a trial license for the H-tile part? Is there anyway to upgrade our license?

Thanks,
Mohan

ar_a_intel · Answer

Hi

Welcome to Intel forum. Try this link https://licensing.intel.com/psg/s/ Then that should take you to evaluation/trial license site

https://licensing.intel.com/psg/s/sales-signup-evaluationlicenses

Alternatively, you could contact distributor for trial/evaluation license request. Please find the contact for our sales and distributor near you from link below:

https://www.intel.com/content/www/us/en/partner/where-to-buy/overview.html

mohany · Answer

Thank you for your reply. I used the trial license to synthesize and I still get the same warning and a time_limited sof file.
Warning (18391): Intel FPGA IP Evaluation Mode feature is turned on for the following coresWarning (18392): "SerialLite III Streaming" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode featureWarning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Intel Seriallite IIIWarning (265074): Intel Seriallite III will be deactivated when the evaluation time expires.Warning (265074): Intel Seriallite III will be deactivated when the evaluation time expires.

I don't know, if this is a license issue with the development kit or if this IP block needs a separate license.
Appreciate any help.

ar_a_intel · Answer

Hi

For further checking could you provide

1) License.dat file

2) Error message screenshot

3) Screenshot of Quartus >> tools >> license setup

4) assembler report .asm.rpt file

• The assembler report is located in <Project directory>/Output_files/<project_name>.asm.rpt.

And for privacy, you can reply/attach your file in private message.

mohany · Answer

How do I send a private message ? I don't see an option. I searched Intel community and this is what I found.

Steven_L_Intel1Steven_L_Intel1Employee‎05-05-2014 01:01 PM143 ViewsSorry, they have taken away the ability for non-Intel users to send private messages. An Intel representative can send YOU a private message, to which you can reply, but you can no longer start the process. I was told that this ability was considered a violation of privacy rules, but I don't agree. I'm trying to convince them to bring it back as it's a valuable feature.

Please help.

ar_a_intel · Answer

HiWe reply you a private message.

Forum Discussion

Yocto build with time limited IP core in sof file

6 Replies

Recent Discussions

A question about reading the configuration space of the R-Tile PCIe IP EP

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

DE10-Lite unable to flash?

Stratix 10 Development Kit HiLo connector

Stratix 10 GX development kit BTS SW download