Forum Discussion

Occasional Contributor

4 years ago

Yocto build with time limited IP core in sof file

Hello, We bought a Stratix-10 Development kit - DKSOC1ssxLD with Part no. 1SX280LU2F50E1VG , L-tile. While doing a yocto build of a vendor supplied design , I am getting the following error: Er...

AR_A_Intel

Super Contributor

4 years ago

Welcome to Intel forum. Try this link https://licensing.intel.com/psg/s/ Then that should take you to evaluation/trial license site

https://licensing.intel.com/psg/s/sales-signup-evaluationlicenses

Alternatively, you could contact distributor for trial/evaluation license request. Please find the contact for our sales and distributor near you from link below:

https://www.intel.com/content/www/us/en/partner/where-to-buy/overview.html

Forum Discussion

Yocto build with time limited IP core in sof file

Recent Discussions

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector