MohanYOccasional Contributor4 years agoYocto build with time limited IP core in sof file Hello, We bought a Stratix-10 Development kit - DKSOC1ssxLD with Part no. 1SX280LU2F50E1VG , L-tile. While doing a yocto build of a vendor supplied design , I am getting the following error: Er...Show More
Recent DiscussionsAXC3000 Agilex 3 boardDK-DEV-AGI027RES Install PackageAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAccess to System MAX design for Agilex 5 kitSolved