Timing Constraint on SoC HPS Memory

Question

Hi,

I am having a question on HPS side memory controller.

The timing analyzer complain the timing issue of HPS memory DQS signals.

But from the message I received, all the HPS peripherals like USB, I2C clocks and memory controller need not doing any timing constraint as they are hard coded.

And Quartus will handle it automatically.

Is it correct?

I don't care any timing complaints on HPS side.

Please let me know.

Thank you!

BRs,

Johnson

eberlazare_i_intel · Answer

Hi Johnson,Firstly, may I know which Quartus version and SoC device are you currently working on?Is it possible for you to share the message that you are seeing or screenshot? Which ever is easy for you, so that I can check what type of message is to be ignored.Yes, timing constraints are fixed for both dedicated HPS I/Os for Cyclone V SoC and Arria 10 SoC you do not need to define it. You may refer below for more information regarding the timing constraints on our SoC devices (refer Table 7 on both links )Cyclone V SoC:https://www.intel.com/content/www/us/en/programmable/documentation/doq1481305867183.html#qpb1481303809420Arria 10 SoC:https://www.intel.com/content/www/us/en/programmable/documentation/pde1458159073865.html#pde1458163562367Thanks.

jlee25 · Answer

Hello,  Thank you for getting back!  I am using Quartus 16.0.2 and the device is 5CSXFC2C6U23C8.Below are Setup and hold time violation message.Thank you!BRs,Johnson

eberlazare_i_intel · Answer

Hi Johnson, I believe the screenshot are the timing compilation report. Warnings report can be seen at the bottom of the screen, e.g:Warning (332174): .....Warning (332174): ....

jlee25 · Answer

Hi EL,  Thank you for the correction.Attached are warning report,FYI!BRs,Johnson

eberlazare_i_intel · Answer

Hi Johnson,Thanks.Yes, as you mentioned these timing analyzer warnings can be ignored.Best Regards.

Forum Discussion

Timing Constraint on SoC HPS Memory

7 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA