Forum Discussion

gustifix2's avatar
gustifix2
Icon for New Contributor rankNew Contributor
2 years ago

OneAPI for Agilex 7 I-Series Dev Kit: build-default-binaries.sh fails

Hello!

I am following https://ofs.github.io/ofs-2024.2-1/hw/common/user_guides/oneapi_asp/ug_oneapi_asp/ to set up OneAPI for the Agilex 7 I-Series Development Kit (2x R-Tile, 1x F-Tile).

At step 2.5.1 Compile Initialization Bitstreams the command

./build-default-binaries.sh -b ofs_iseries-dk

failed with the output in the attached file.

Regarding the Verilog error, I found this https://www.intel.in/content/www/in/en/programmable/quartushelp/22.1/index.htm#msgs/msgs/evrfx2_veri_opposite_direction.htm. Is there actually an error in ofs_plat_prim_burstcount1_mapping_gearbox.sv or am I doing something wrong?

All tools should be the versions mentioned in the OneAPI ASP Getting Started Guide but the host OS is Ubuntu 24.04.

I would appreciate some help. Thanks!

Felix

21 Replies

  • gustifix2's avatar
    gustifix2
    Icon for New Contributor rankNew Contributor

    Hi @BoonBengT_Altera,

    After removing the 2 "North I/O Row" interfaces as described previously and removing all _mem[2] and _mem[3] constraints from syn/board/iseries-dk/setup/emif_loc.tcl, the FIM compile succeeded without timing violations after a few tries with different seeds.

    However, after repeating the steps with OPAE_PLATFORM_ROOT now pointing to this new FIM build's pr_build_template directory, I got the same error (attached txt file) as in the beginning at step 2.5.1 Compile Initialization Bitstreams.

    Best wishes!

    Felix

  • Hi @gustifix2,

    Noted on the error details, seems to be some error during the FIM compilation.

    Could you double confirm if it is 1 PF 1 VF configuration?

    Will also suggest to check on the OPAE_PLATFORM_ROOT environment variable setting is pointing to the pr_build_template directory, and perhaps start from a clean oneapi-asp cloned repo.


    Would also suggest to use the following command for the FIM compilation:

    - Slim FIM with 2 PCIe Gen5x8 links, each with 1PF and 1VF, no HSSI:

    $ ./ofs-common/scripts/common/syn/build_top.sh -p --ofss tools/ofss_config/pcie/pcie_host_2link_1pf_1vf.ofss iseries-dk:no_hssi,pr_floorplan=syn/board/iseries-dk/setup/pr_assignments_slim.tcl work_iseries-dk_slim


    Hope that clarify


    Best Wishes

    BB


  • gustifix2's avatar
    gustifix2
    Icon for New Contributor rankNew Contributor

    Hi @BoonBengT_Altera,

    Thank you for all the help so far! With the new build_top.sh command the compile succeeded.

    I continued the guide until section 2.5.3, where aocl diagnose succeeds but aocl diagnose acl0 fails. I attached the output of both commands.

    I will try compiling the original FIM without my modifications to the DDR config again but use the new build_top.sh command and report back if it changes anything.

    Best wishes

    Felix

    • gustifix2's avatar
      gustifix2
      Icon for New Contributor rankNew Contributor

      OK, I tried it again with the unmodified FIM and got the same error from aocl diagnose acl0.

      I also tried continuing the guide and built the board_test.fpga binary. It results in a similar error (attached file).

      • gustifix2's avatar
        gustifix2
        Icon for New Contributor rankNew Contributor

        I also tried running the simple-add and vector-add from oneAPI-samples, but they just show

        Running on device: ofs_iseries-dk : Intel OFS Platform (ofs_ea00000)
        Vector size: 10000

        and nothing happens afterwards.

  • Hi @gustifix2,


    The error seems weird and it seems to be coming from the board test sample which are checking on FPGA board interface in this case the host and fpga. Suspect it maybe be a hardware issues/hardware configuration issues. May not be related to oneAPI setup. Hence would suggest to run the board test sample separately just to narrow down the issues, the repo are as below:

    - https://github.com/oneapi-src/oneAPI-samples/tree/main/DirectProgramming/C%2B%2BSYCL_FPGA/ReferenceDesigns/board_test


    Perhaps it will also be good to validate the Agilex7 with the BTS. More details of the board test system can be found in the link below:

    - https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agi027.html (at the Table 3. Documentation)


    Hope that clarify.

    Best Wishes

    BB


    • gustifix2's avatar
      gustifix2
      Icon for New Contributor rankNew Contributor

      Hi @BoonBengT_Altera,

      For the board_test sample only 3 of the 7 tests pass, 2 (kernel clock frequency), 4 (kernel latency measurement), and 7 (unified shared memory bandwidth). I attached the full output.

      Edit: I just saw that test 7 is actually skipped because the board does not support USM, so only 2 and 4 passed.

      I also noticed the following error that continually appears in dmesg:

      [  +0.000126] pcieport 0000:00:01.0: AER: Correctable error message received from 0000:00:01.0
      [  +0.000002] pcieport 0000:00:01.0: PCIe Bus Error: severity=Correctable, type=Physical Layer, (Receiver ID)
      [  +0.000001] pcieport 0000:00:01.0:   device [8086:a70d] error status/mask=00000001/00002000
      [  +0.000000] pcieport 0000:00:01.0:    [ 0] RxErr                  (First)

      The BTS looks fine. I attached pictures of the 3 memory tests as examples.

      Thanks and best wishes!

      Felix

  • Hi @gustifix2,


    Thank you for the patients, noted on the result and we are consult the relevant team to get their inputs on this.

    Please do give us some time as it may take a while due to the holiday season.


    Best Wishes

    BB