How to make clk and loaden of external PLL for altlvds on cylone 10?

Question

Hi everyone,

When I use Arria V to implement high-speed lvds output, I use altlvds ip with external Pll, I need altera_pll_lvds_output to make clk and loaden outputed from external pll as lvds signal for the clk and load of altlvds? But when I use Cyclone 10, which primitive I need like altera_pll_lvds_output?

Best regards,

lambert

lambert · Answer

Because now the lvds serdes module has integrated lvds clock tree.​

rahul_s_intel1 · Answer

In Cyclone 10 GX , the serdes is using altera lvds ip not alt lvds iphttps://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altera_lvds.pdf

Forum Discussion

How to make clk and loaden of external PLL for altlvds on cylone 10?

2 Replies

Recent Discussions

Agilex5 Eagle ES, NIOS-V + TSE IP

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Agilex5 HPS2FPGA usage