How to make clk and loaden of external PLL for altlvds on cylone 10?

Hi everyone, When I use Arria V to implement high-speed lvds output, I use altlvds ip with external Pll, I need altera_pll_lvds_output to make clk and loaden outputed from external pll as lvds si...