Downtrain to PCIe Gen3x8 when generating Quartus design with Avalon-MM+ IP for S10 GX dev kit

Question

Avalon® memory mapped Intel® Stratix® 10 Hard IP+ for PCI Express* Solutions User Guide shows that Avalon-MM+ IP can support Gen8 x 16 for PCIe.

When I genetate a design with the IP, I find there is a system message that says using Intel FPGA Root Comple BFM will downtrain design to Gen3x8.

Also when I test the design with S10 dev kit card, it seems the throughput for DMA, which is nearly 7GB/s, is based on Gen3x8.
How can I make the design still support Gen3x16?

skbeh · Answer

Hi sir1) Please check to ensure your rootport CPU is also capable support up to gen3x16.2) Instead of using the IP tab generated example design, please try use this Example Design from AN 881: PCI Express* Gen3 x16 Avalon® Memory Mapped (Avalon-MM) DMA with DDR4 SDRAM and HBM2 Memories Reference DesignBelow is the document and design link:https://www.intel.com/content/www/us/en/docs/programmable/683291/current/introduction.html

he4forum · Answer

Hi skbeh,
I notice that the design you shared to me is for Intel® Stratix® 10 MX FPGA Development Kit, while I am using Intel® Stratix® 10 GX FPGA Development Kit. So will this cause any issue?

skbeh · Answer

Hi He XuStratix 10 MX devkit OPN is 1SM21BHU2F53E1VG, while Stratix 10 GX devkit OPN is 1SG280LU2F50E2VG, both are using different device OPN.Since you are using Stratix 10 GX devkit DK-DEV-1SGX-L-A, the AN881 example design cannot directly being used in your devkit, unless port over the pin assignments.The design that you currently tested is generated from the 'Generate Example Design' tab as shown in screenshot below, correct?By default this generated example design is only Gen3x8, have you modify the design to gen3x16? If no, then the link is gen3x8 only.

skbeh · Answer

Hi He XuSorry please ignore the previous reply. I noticed you are using AvMM+ IP for PCI Express and generated the gen3x16 example design.To determine if your example design is link-up as Gen3x8 or Gen3x16, kindly use Signaltap to monitor the value of currentspeed_o[1:0] and lane_act_o[4:0]currentspeed_o[1:0] indicate the current speed of the PCIe link. The following encodings are defined:2'b00 : Undefined2'b01 : Gen12'b10 : Gen22'b11 : Gen3lane_act_o[4:0] indicate the number of lanes that are configured during link training. The following encodings are defined:5'b0 0001 : 1 lane5'b0 0010 : 2 lanes5'b0 0100 : 4 lanes5'b0 1000 : 8 lanes5'b1 0000 : 16 lanes

he4forum · Answer

Hi skbeh,

Sorry, I am a newbie for Quartus Software. Do you mean I should use the Signal Tap Logic Analyzer?

After I clicked on the Signal Tap, it shows like this.

Then what should I do to monitor the value of currentspeed_o[1:0] and lane_act_o[4:0] as you told me?
Thanks.

Forum Discussion

Downtrain to PCIe Gen3x8 when generating Quartus design with Avalon-MM+ IP for S10 GX dev kit

6 Replies

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector