This is the new BeMicro FPGA-based MCU Evaluation Board thread. Please post your questions and comments within this thread. Documentation and purchasing information can be found at www.arrow.com/bemicro (http://www.arrow.com/bemicro).

I have installed my BeMicro. It works. I wanted to use an Intronix LA1034 Logic analyser too, and so the problems begin. They dont like each other. maybe because both are based upon ftdi and cyclone devices. Operating system: WinXP32,SP2 the LA1034 just sits there if the BeMicro is configured, and can not be used, it freezes the analyser window. if the analyser was there first, then the Quartus 2 programmer freezes. bye, Martin

Hi, Was anyone able to get through the FPGA compilation of the Arrow lab on the "BeMicro Embedded System Lab"? I got to page 36, the part where the FPGA programming code is generated and got the message: Error: Can't generate netlist output files because the file C:/altera/kits/bemicro/bemicro_sopc_builder_lab/incremental_db/compiled_partitions/bemicro_lab_schem.root_partition.map.atm" is an OpenCore Plus time-limited file

I got through the lab without issue. Never saw any errors. I was using the web edition of the software on a Windows XP 32-bit laptop and no IP licenses. Jake

--- Quote Start --- Hi, Was anyone able to get through the FPGA compilation of the Arrow lab on the "BeMicro Embedded System Lab"? I got to page 36, the part where the FPGA programming code is generated and got the message: Error: Can't generate netlist output files because the file C:/altera/kits/bemicro/bemicro_sopc_builder_lab/incremental_db/compiled_partitions/bemicro_lab_schem.root_partition.map.atm" is an OpenCore Plus time-limited file --- Quote End --- I did not get any error like this. It was telling me during download that i need the time limited but thats because of the NIOS is not licenced (Quartus 2 web edition) Until i dont hit cancel on that "open core plus" window, it works correctly for me.

--- Quote Start --- Hi, Error: Can't generate netlist output files because the file C:/altera/kits/bemicro/bemicro_sopc_builder_lab/incremental_db/compiled_partitions/bemicro_lab_schem.root_partition.map.atm" is an OpenCore Plus time-limited file --- Quote End --- You don't need the netlist to complete the lab. As long as you get the time limited file to generate, then you are good to go.

BeMicro FPGA-based MCU Evaluation Board | Altera Community

84 Replies

Altera_Forum
Honored Contributor
16 years ago
Well considered, it must work.
Altera_Forum
Honored Contributor
15 years ago
--- Quote Start ---
who can give me the linux driver of bemicro and schematic ? thanks!
--- Quote End ---

I am also very interested in this, i know that linux or even win7 is not currently supported by the bemicro but will it be?.
i do all my development in linux, i hate to have to install windows in a virtualbox to get the bemicro to work.. my DE2 card works like a dream in linux...
Altera_Forum
Honored Contributor
15 years ago
--- Quote Start ---
I looked it up. A18 on a 512x16 part is the same as CE2 on the existing part. You should be able to drop in a 512x16 with no board modifications - but use the pin assigned to CE2 in the manual as A18 instead.

I was looking at this part:
http://www.issi.com/pdf/61-64wv51216.pdf but I believe that is part of the JEDEC spec.
--- Quote End ---

Hi,jshamlet.
Thank you for your help!
But,I didn't find any information in the manual,which pin be used assigned to A18 from the FPGA chip.
pds123
Altera_Forum
Honored Contributor
15 years ago
The said pin is actually named cs2 in the manual.
Altera_Forum
Honored Contributor
15 years ago
hi all

I'm using this thread to ask if anyone has the Bemicro schematics?
all I got from Altera was some ref designs and some installation guide.
if anyone found something please let me know!
Altera_Forum
Honored Contributor
15 years ago
I fear, it hasn't been published yet. What's the particular detail you need to know?
Altera_Forum
Honored Contributor
15 years ago
I'm interested in the FT2232 connections. I have the board so I can test the connections using DVM but that's awkward.

besides that, I believe that every company selling an evaluation board should supply all the information about it, if for example I'd like to use the IO connector in a Quartus project, I don't have the pin out!

this is an evaluation board, not a commercial product.
Altera_Forum
Honored Contributor
15 years ago
I generally agree. A special point is, that BeMicro has been designed by Hitex, using a form factor they had introduced for other evaluation boards (e.g. NXP ARM) before. I don't know, if it's an Altera contract development at all.

The I/O connector mapping is completely documented in the BeMicro manual, for the FT2232 connection I have posted my findings in another thread:
http://www.alteraforum.com/forum/showthread.php?t=20490

In addition, here are the FT2232 connections
AD0 TCK AD1 TDI AD2 TDO AD3 TMS AD4 NCONFIG AD5 NSTATUS AD6 CONF_DONE AC0 4052 Sel A AC1 4052 Sel B

The 4052 is multiplexing the FT2232 JTAG pins according to Sel A/B as follows:
0 1 2 3 TMS NC IO NC R404/TMS TDO NC IO NC R406/TDO TDI NC IO DATA R403/TDI TCK NC IO R402/DCLK R401/TCK

I didn't have a need to trace the FPGA I/O pins connected in Select 1 mode. Select 3 is the default mode used for JTAG configuration.
Altera_Forum
Honored Contributor
15 years ago
Hi I was wondering if anyone here that's been using their bemicro has made any use of the 80 pin edge connector? Would you know of an 80 pin connector that would slip onto the end of the bemicro from which I could run wires from? I would like to run pwr and assorted inputs to the brd through this connector and run control signals out. Thanks... Mike
Altera_Forum
Honored Contributor
15 years ago
--- Quote Start ---
Hi I was wondering if anyone here that's been using their bemicro has made any use of the 80 pin edge connector? Would you know of an 80 pin connector that would slip onto the end of the bemicro from which I could run wires from? I would like to run pwr and assorted inputs to the brd through this connector and run control signals out. Thanks... Mike
--- Quote End ---

The mating connector for the card-edge on the BeMicro is the MEC6 series from Samtec:
http://www.samtec.com/productinformation/technicalspecifications/overview.aspx?series=mec6-ra

You can also buy a prototyping board from Hitex for the BeMicro:
http://www.ehitex.de/p_info.php?products_id=311

Jake

Forum Discussion

BeMicro FPGA-based MCU Evaluation Board

84 Replies

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector