Forum Discussion

Jia3Xu's avatar
Jia3Xu
Icon for New Contributor rankNew Contributor
2 years ago

HLS generate testbench failed.

I wrote a kernel defines like this:

void simulateDDR_512(mm_8bit_t& storage, ihc::stream_in<mmCmd>& txWriteCmdFifo,  ihc::stream_out<mmStatus>& txWriteStatusFifo, ihc::stream_in<mmCmd>& txReadCmdFifo,

                    ihc::stream_in<net_axis<DATA_WIDTH> >& txBufferIn, ihc::stream_out<net_axis<DATA_WIDTH> >& txBufferOut,

                    ihc::stream_in<mmCmd>& rxWriteCmdFifo,  ihc::stream_out<mmStatus>& rxWriteStatusFifo, ihc::stream_in<mmCmd>& rxReadCmdFifo,

                    ihc::stream_in<net_axis<DATA_WIDTH> >& rxBufferIn, ihc::stream_out<net_axis<DATA_WIDTH> >& rxBufferOut);



and the net_axis is defined as :

template <int D>

struct net_axis

{

    ac_int<D, false>        data;

    ac_int<D/8, false>  keep;

    ac_int<1, false>        last;

    net_axis() {}

    net_axis(ac_int<D, false> data, ac_int<D/8, false> keep, ac_int<1, false> last)

        :data(data), keep(keep), last(last) {}

};

the emulation on x86-64 success. but simulation with questasim failed with Error:


Creating x86-64 testbench 
Compiler Error: Cannot generate a testbench for component _Z15simulateDDR_512RN3ihc7mm_hostI6ac_intILi8ELb0EEJNS_6dwidthILi8EEENS_6awidthILi64EEENS_6aspaceILi1EEENS_7latencyILi0EEENS_8maxburstILi8EEENS_11waitrequestILi1EEEEEERNS_9stream_inI5mmCmdJEEERNS_10stream_outI8mmStatusJEEESK_RNSH_I8net_axisILi512EEJEEERNSL_ISQ_JEEESK_SO_SK_SS_SU_ because argument txBuffer is a pointer or reference to an opaque type. This may occur for templated types if the argument is unused in the component.
HLS Testbench component wrapper generation FAILED.
Makefile:27: recipe for target 'simulateDDR_512-sim' failed

any ideas or solutions to this problem?

High-level Design Tools

8 Replies

  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Thank you for posting in Intel community forum and hope all is well.

    For simulation verification on the IP there are certain prerequisite to check such as the version of questa and etc.

    You may refer to the user guide below:

    - https://www.intel.com/content/www/us/en/docs/programmable/683456/23-2/verifying-your-ip-with-simulation.html


    May I asked which version and edition of HLS are you compiling with?

    Note: the Intel HLS standard edition are supporting only modelsim as per my understanding.


    Best Wishes

    BB


  • Jia3Xu's avatar
    Jia3Xu
    Icon for New Contributor rankNew Contributor
    2 years ago

    Hi boonBeng,

    My version of HLS is
    Intel(R) HLS Compiler
    Version 23.3.0 Build 93.2

    and I think I'm using the pro version for I used it to simulate with questasim in other project.

    Best regards,

    Jia

  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Noted with thanks on the information, based on the error message thrown, it seems to be complaining about a pointer datatype for the txBuffer, would suggest perhaps to try and debug via commenting the relevant line to narrow down the error.

    Is the emulation compilation are also having the same error?


    Best Wishes

    BB



  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Greetings, just checking in to see if there is any further doubts in regards to this matter.

    Hope your doubts have been clarified.


    Best Wishes

    BB


  • Jia3Xu's avatar
    Jia3Xu
    Icon for New Contributor rankNew Contributor
    2 years ago

    Hi boonBeng,

    I've tested in the emulation and the emulation works well.

  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Noted on the emulation and apologies on the delayed in response, suspecting that the streaming interface declaration are having some problem. Did you managed to debug the code my removing some of the arguments in the method simulateDDR_512?


    As for the streaming interface would suggest to refer to the para for the object on the stream_in in the example below:

    - https://www.intel.com/content/www/us/en/docs/programmable/683349/23-3/pro-edition-streaming-input-interfaces.html


    Best Wishes

    BB


  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Greetings, just checking in to see if there is any further doubts in regards to this matter.

    Hope your doubts have been clarified.


    Best Wishes

    BB


  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    Icon for Moderator rankModerator
    2 years ago

    Hi @Jia3Xu,


    Greetings, as we do not receive any further clarification/updates on the matter, hence would assume challenge are overcome. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.


    Best Wishes

    BB