Error (19877): Partial reconfiguration no longer supports synthesis revisions when trying to synthesize example design

Question

Hi,On my Intel DevCloud FPGA server, I trying to synthesize the following example:/opt/a10/intelrtestack/a10_gx_pac_ias_1_2_pv/hw/samples/hello_afufollowing the instructions provided in the README file.I get the following error:Error (19877): Partial reconfiguration no longer supports synthesis revisionsError: Flow failed: Error: Quartus Prime Synthesis was unsuccessful. 2 errors, 9 warningsHow can I fix that?Regards

gdufo2 · Answer

Side Note: The server is configured with following Quartus version:

Info: *******************************************************************

Info: Running Quartus Prime Shell

Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition

richardt_altera · Answer

Sharing your design and the readme file may help to further understand.

You could refer to below KDB and check whether the workaround works for your case.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/embedded/2018/error--19877---partial-reconfiguration-no-longer-supports-synthe.html

gdufo2 · Answer

Hi Richard,I've already took a look at your link, it does not give any guidance on how to update the example design from Intel.You can download the example design from this LINKBest

gdufo2 · Answer

Hi Richard,Any news on that topic?Best

Forum Discussion

Error (19877): Partial reconfiguration no longer supports synthesis revisions when trying to synthesize example design

4 Replies

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?