Error (19877): Partial reconfiguration no longer supports synthesis revisions when trying to synthesize example design

Hi, On my Intel DevCloud FPGA server, I trying to synthesize the following example: /opt/a10/intelrtestack/a10_gx_pac_ias_1_2_pv/hw/samples/hello_afu following the instructions provided in the REA...