Most RecentCan I leave unused transceiver receivers unconnected for Stratix IV GX/ GT, Arria II GX/GT and Cyclone IV GX devices?Why is the default transceiver reference clock timing constraint of Serial Digital Interface (SDI) IP core set to 74.5 MHz when HD-SDI two times over sample option is selected?Why is my programming file not updated when I use Update Memory Initialization flow?Why does my HIL (Hardware In the Loop) co-simulation produce different results when using MegaCore library functions?SerialLite III Streaming IP Core Missing a Verilog Design File When Using TCL Script to Run SimulationWhy is the on-die termination resistor for the Reference Clock pin of the Intel® Stratix® 10 E-tile device always disabled in the fitter report ?Is aqueous wash safe to use on Intel® FPGA device packages after reflow?How do I view the bottom portion of the ALTLVDS_RX MegaWizard Plug-In window?Why is higher than expected jitter observed when using the SD-SDI video standard with the F-Tile SDI II Intel® FPGA IP parallel loopback with external VCXO Design Example?Why are packet counters rolling over within the PTP packet parser of the Ethernet Subsystem Intel® FPGA IP?
