Most RecentWhich Modelsim Library has the altera_gpio_lite definition in it?how to program hex file of a NIOS II project addional in bitstream programming process?Hello, I am trying to use quartus 18.1 version for programming Arria10 device and getting the following error: Error (209066): The instruction register length for the 10AX115S2F45 device at position 1 in the JTAG chain is unknown.How to simulate FFT IP Core in Modelsim.10996 Verilog HDL error at <location>: parameter "<name>" has no initial or actual valueKernel performance with profilingWhy the compilation report didn't display the resources usage when I made the verilog file as top file?when using quartus 18. Why I can't put all my global `define statement in a seperate file and use it as we do in old-version quartus?How to profile PCI transfer with aocl report?TimeQuest strange behavior - seems like a bug in PLL output clock visualization
