Most RecentSimple IP creation failFFT megacore IP (source_sop is asserted for 2 cycles, sink_ready random deasserts)Altera MAX 10 Avalon SPI Core as Master IssueClock Data Recovery Stratix V (time needed)No output data of CVI IP core.Dsp builder error in matlab R2014aAltera FFT IP RTL simulationuse triple speed Ethernet to connect with 88e1111, can not get rx clock from phyIs there a way to convert parallel pixels in VIP?Problem on Linux PCI Express driver for an Avalon-MM DMA reference design
