chanderNew Contributor2 years agoHow to access entire 4GB DDR from Agilex 7 HPS We have a configuration where the Agilex 7 HPS EMIF interface is connected to 4GB DDR on the board. However the Linux/uboot is able to access only 2GB i.e address 0x0 - 0x7FFF_FFFF, while from F2H Ac...Show More
aikeuRegular Contributor2 years agoHi chander,As I know only the device tree will need to be change.Thanks.Regards,Aik Eu
Recent DiscussionsUnique ID registers in Cyclone VAudio interface with Agilex 5 A5ED065BB32AI4SOperating system kernel-level FPGA bridge communicationRouting PL DDR to PSValidating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel