Agilex 5 HPS EMAC2 SWR bit in DMA_Mode Register Not Clearing

Hello, Following section 5.1.7 of the Agilex 5 Hard Processor System Technical Reference Manual, and based on what I found in U-Boot and Linux, I am writing an Ethernet driver that uses EMAC2 with a...