Forum Discussion

anonimcs's avatar
anonimcs
Icon for Contributor rankContributor
1 month ago

HPS First Boot Configuration for Agilex 7

Dear Community, I'm developing a design using Agilex 7 on Quartus Pro 24.2. I'm a bit confused on the parameter settings I need for the HPS (and its EMIF) and my Quartus project settings in order to...
Hps Boot
EstebanVV_Altera's avatar
EstebanVV_Altera
Icon for Occasional Contributor rankOccasional Contributor
1 month ago

Ok,

So, the two files that your flows generate are needed. The .core.rbf should be placed in the SD card "boot" partition. If you built the SD card using the YOCTO/KAS flow, u-boot will look for this file as ghrd.core.rbf and program the FPGA after the HPS loads the FSBL. This is the file really used to configure the FPGA.

The, .hps.rbf is used to "kick-off" the HPS, so you program this file via "quartus programmer" and you will see the first HPS prints in the UART terminal. This file can be converted into a .jic, as suggested in the documentation so you don't have to use the programmer every time you want to kick-off the booting process.

~E.V.

anonimcs's avatar
anonimcs
Icon for Contributor rankContributor
1 month ago

But in this case, I'm missing the .rbf file for the FPGA-Fabric itself, right ? the one that will be configured by the HPS after the HPS is booted up and running

  • EstebanVV_Altera's avatar
    EstebanVV_Altera
    Icon for Occasional Contributor rankOccasional Contributor
    1 month ago

    You have two files (and its all you need):

    hps.rbf: it is used to "kick-off" the booting process, and configures basic HPS functions, you load this using the programmer. After you program this, you will see UART printings. The booting process starts and the HPS will load FSBL, U-boot.

    One step of u-boot, is to program the FPGA using the .core.rbf (that you need to place in the boot partition of your sd card) using the u-boot command "fpga load..." you can see this in "built u-boot" section as : 

    CONFIG_USE_BOOTCOMMAND=y CONFIG_BOOTCOMMAND="load mmc 0:1 \${loadaddr} ghrd.core.rbf; fpga load 0 \${loadaddr} \${filesize};bridge enable; mmc rescan; fatload mmc 0:1 82000000 Image;fatload mmc 0:1 86000000 socfpga_agilex5_socdk.dtb;setenv bootargs console=ttyS0,115200 root=\${mmcroot} rw rootwait;booti 0x82000000 - 0x86000000"

    ~E.V.